Y.Ishii,H.Yamana,T.Yasue,Y.Muraoka:"Flow-executing Scheme for DOACROSS loops on dynamic dataflow machines",Systems and Computers in Japan,Vol.24,No.4,pp.1-12 (1993.4)
T.Yasue,H.Yamana,Y.Muraoka:"A FORTRAN Compiling Method for Dataflow Machinesand its Prototype Compiler for the Parallel Processing System -Harray-",Proc.of Fifth Workshop on Languages and Compilers for Parallel Computing,Yale Univ. (1992.8.3-5)
Y.Kodama,H.Sakane,M.Sato,H.Yamana,S.Sakai,Y.Yamaguchi:"The EM-X Parallel Computer: Architecture and Bsaic Performance",Proc. of ISCA'95,pp.14-23 (1995.6)
H.Sakane,M.Sato,Y.Kodama,H.Yamana,S.Sakai,Y.Yamaguchi:"Dynamic Characteristices of Multithreaded Execution in the EM-X Multiprocessor", Proc. of1995 Int. Workshop on Computer Performance Measurement and Analysis(PERMEAN'95),Beppu Ohita JAPAN, pp.14-22 (1995.8.20-22)
Sohn, J. Ku, Y. Kodama, M. Sato, H. Sakane, H. Yamana, S. Sakai, and Y.Yamaguchi, Identifying the Capability of Overlapping Computation with Communication, in Proc. ACM/IEEE Conference on Parallel Architectures and Compilation Techniques, Boston, MA, October 1996, pp. 133-138.(1996.10)
A. Sohn, Y. Kodama, J Ku, M. Sato, H. Sakane, H. Yamana, S. Sakai, Y.Yamaguchi,Fine-Grain Multithreading with the EM-X Multiprocessor, To appear in the Ninth ACM Symposium on Parallel Algorithms and Architectures, Newport, Rhode Island, June 1997. (1997.6)
M.Sato,Y.Kodama,H.Sakane,H.Yamana,S.Sakai,Y.Yamaguti: Experience with Fine-Grain Communication in EM-X Multiprocessor for parallel Sparce Matrix Computation, Proc. of IPPS'97, pp.242-248 (1997.4)
Electrotechnical Laboratory High Performance Computing and Communications SC97 Research Exhibit 1997年11月15日 山口 児玉, 関口, 山名, 坂根, 中田, 建部
Analysis of Distribution Strategies on the EM-X Multithread Multiprocessor(EM-Xマルチスレッド並列計算機におけるデータ分散戦略の解析) multithread workshop with HPCA-4 1998年2月1日 Sohn Ku, 児玉, 坂根, 佐藤, 山名, 山口
Latency tolerance in parallel and distributed computers Proc. The Second AEARU Workshop on Web Technology pp.20-27 1999年10月20日 山口 児玉, 山名